2018-11-16 00:31:39 +01:00
|
|
|
/*****************************************************************************\
|
|
|
|
Snes9x - Portable Super Nintendo Entertainment System (TM) emulator.
|
|
|
|
This file is licensed under the Snes9x License.
|
|
|
|
For further information, consult the LICENSE file in the root directory.
|
|
|
|
\*****************************************************************************/
|
2010-09-25 17:46:12 +02:00
|
|
|
|
|
|
|
#include "snes9x.h"
|
|
|
|
#include "memmap.h"
|
|
|
|
#include "dma.h"
|
|
|
|
#include "apu/apu.h"
|
|
|
|
#include "fxemu.h"
|
|
|
|
#include "sdd1.h"
|
|
|
|
#include "srtc.h"
|
|
|
|
#include "snapshot.h"
|
|
|
|
#include "cheats.h"
|
|
|
|
#ifdef DEBUGGER
|
|
|
|
#include "debug.h"
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static void S9xResetCPU (void);
|
|
|
|
static void S9xSoftResetCPU (void);
|
|
|
|
|
|
|
|
|
|
|
|
static void S9xResetCPU (void)
|
|
|
|
{
|
|
|
|
S9xSoftResetCPU();
|
|
|
|
Registers.SL = 0xff;
|
|
|
|
Registers.P.W = 0;
|
|
|
|
Registers.A.W = 0;
|
|
|
|
Registers.X.W = 0;
|
|
|
|
Registers.Y.W = 0;
|
|
|
|
SetFlags(MemoryFlag | IndexFlag | IRQ | Emulation);
|
|
|
|
ClearFlags(Decimal);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void S9xSoftResetCPU (void)
|
|
|
|
{
|
|
|
|
CPU.Cycles = 182; // Or 188. This is the cycle count just after the jump to the Reset Vector.
|
2010-11-14 13:29:48 +01:00
|
|
|
CPU.PrevCycles = CPU.Cycles;
|
2010-09-25 17:46:12 +02:00
|
|
|
CPU.V_Counter = 0;
|
|
|
|
CPU.Flags = CPU.Flags & (DEBUG_MODE_FLAG | TRACE_FLAG);
|
|
|
|
CPU.PCBase = NULL;
|
2018-05-02 17:00:27 +02:00
|
|
|
CPU.NMIPending = FALSE;
|
2010-11-14 13:29:48 +01:00
|
|
|
CPU.IRQLine = FALSE;
|
2018-05-27 18:03:21 +02:00
|
|
|
CPU.IRQTransition = FALSE;
|
2010-11-14 13:29:48 +01:00
|
|
|
CPU.IRQExternal = FALSE;
|
2010-09-25 17:46:12 +02:00
|
|
|
CPU.MemSpeed = SLOW_ONE_CYCLE;
|
|
|
|
CPU.MemSpeedx2 = SLOW_ONE_CYCLE * 2;
|
|
|
|
CPU.FastROMSpeed = SLOW_ONE_CYCLE;
|
|
|
|
CPU.InDMA = FALSE;
|
|
|
|
CPU.InHDMA = FALSE;
|
|
|
|
CPU.InDMAorHDMA = FALSE;
|
|
|
|
CPU.InWRAMDMAorHDMA = FALSE;
|
|
|
|
CPU.HDMARanInDMA = 0;
|
|
|
|
CPU.CurrentDMAorHDMAChannel = -1;
|
|
|
|
CPU.WhichEvent = HC_RENDER_EVENT;
|
|
|
|
CPU.NextEvent = Timings.RenderPos;
|
|
|
|
CPU.WaitingForInterrupt = FALSE;
|
|
|
|
CPU.AutoSaveTimer = 0;
|
|
|
|
CPU.SRAMModified = FALSE;
|
|
|
|
|
2010-09-25 18:46:06 +02:00
|
|
|
Registers.PBPC = 0;
|
|
|
|
Registers.PB = 0;
|
|
|
|
Registers.PCw = S9xGetWord(0xfffc);
|
|
|
|
OpenBus = Registers.PCh;
|
|
|
|
Registers.D.W = 0;
|
|
|
|
Registers.DB = 0;
|
|
|
|
Registers.SH = 1;
|
|
|
|
Registers.SL -= 3;
|
|
|
|
Registers.XH = 0;
|
|
|
|
Registers.YH = 0;
|
|
|
|
|
|
|
|
ICPU.ShiftedPB = 0;
|
|
|
|
ICPU.ShiftedDB = 0;
|
|
|
|
SetFlags(MemoryFlag | IndexFlag | IRQ | Emulation);
|
|
|
|
ClearFlags(Decimal);
|
|
|
|
|
2010-09-25 17:46:12 +02:00
|
|
|
Timings.InterlaceField = FALSE;
|
|
|
|
Timings.H_Max = Timings.H_Max_Master;
|
|
|
|
Timings.V_Max = Timings.V_Max_Master;
|
|
|
|
Timings.NMITriggerPos = 0xffff;
|
2018-05-19 23:53:15 +02:00
|
|
|
Timings.NextIRQTimer = 0x0fffffff;
|
2018-05-31 22:02:42 +02:00
|
|
|
Timings.IRQFlagChanging = IRQ_NONE;
|
|
|
|
|
2010-09-25 17:46:12 +02:00
|
|
|
if (Model->_5A22 == 2)
|
|
|
|
Timings.WRAMRefreshPos = SNES_WRAM_REFRESH_HC_v2;
|
|
|
|
else
|
|
|
|
Timings.WRAMRefreshPos = SNES_WRAM_REFRESH_HC_v1;
|
|
|
|
|
|
|
|
S9xSetPCBase(Registers.PBPC);
|
|
|
|
|
|
|
|
ICPU.S9xOpcodes = S9xOpcodesE1;
|
|
|
|
ICPU.S9xOpLengths = S9xOpLengthsM1X1;
|
|
|
|
|
|
|
|
S9xUnpackStatus();
|
|
|
|
}
|
|
|
|
|
|
|
|
void S9xReset (void)
|
|
|
|
{
|
|
|
|
S9xResetSaveTimer(FALSE);
|
|
|
|
|
2022-05-11 03:47:12 +02:00
|
|
|
memset(Memory.RAM, 0x55, sizeof(Memory.RAM));
|
|
|
|
memset(Memory.VRAM, 0x00, sizeof(Memory.VRAM));
|
2012-01-23 18:12:47 +01:00
|
|
|
memset(Memory.FillRAM, 0, 0x8000);
|
2010-09-25 17:46:12 +02:00
|
|
|
|
2017-04-17 12:46:20 +02:00
|
|
|
S9xResetBSX();
|
2010-09-25 17:46:12 +02:00
|
|
|
S9xResetCPU();
|
|
|
|
S9xResetPPU();
|
|
|
|
S9xResetDMA();
|
|
|
|
S9xResetAPU();
|
2016-12-07 06:19:23 +01:00
|
|
|
S9xResetMSU();
|
2010-09-25 17:46:12 +02:00
|
|
|
|
|
|
|
if (Settings.DSP)
|
|
|
|
S9xResetDSP();
|
|
|
|
if (Settings.SuperFX)
|
|
|
|
S9xResetSuperFX();
|
|
|
|
if (Settings.SA1)
|
|
|
|
S9xSA1Init();
|
|
|
|
if (Settings.SDD1)
|
|
|
|
S9xResetSDD1();
|
|
|
|
if (Settings.SPC7110)
|
|
|
|
S9xResetSPC7110();
|
|
|
|
if (Settings.C4)
|
|
|
|
S9xInitC4();
|
|
|
|
if (Settings.OBC1)
|
|
|
|
S9xResetOBC1();
|
|
|
|
if (Settings.SRTC)
|
|
|
|
S9xResetSRTC();
|
2016-11-03 19:40:47 +01:00
|
|
|
if (Settings.MSU1)
|
|
|
|
S9xMSU1Init();
|
2010-09-25 17:46:12 +02:00
|
|
|
|
|
|
|
S9xInitCheatData();
|
|
|
|
}
|
|
|
|
|
|
|
|
void S9xSoftReset (void)
|
|
|
|
{
|
|
|
|
S9xResetSaveTimer(FALSE);
|
|
|
|
|
2012-01-23 18:12:47 +01:00
|
|
|
memset(Memory.FillRAM, 0, 0x8000);
|
2010-09-25 17:46:12 +02:00
|
|
|
|
|
|
|
if (Settings.BS)
|
|
|
|
S9xResetBSX();
|
|
|
|
|
|
|
|
S9xSoftResetCPU();
|
|
|
|
S9xSoftResetPPU();
|
|
|
|
S9xResetDMA();
|
|
|
|
S9xSoftResetAPU();
|
2016-12-07 06:19:23 +01:00
|
|
|
S9xResetMSU();
|
2010-09-25 17:46:12 +02:00
|
|
|
|
|
|
|
if (Settings.DSP)
|
|
|
|
S9xResetDSP();
|
|
|
|
if (Settings.SuperFX)
|
|
|
|
S9xResetSuperFX();
|
|
|
|
if (Settings.SA1)
|
|
|
|
S9xSA1Init();
|
|
|
|
if (Settings.SDD1)
|
|
|
|
S9xResetSDD1();
|
|
|
|
if (Settings.SPC7110)
|
|
|
|
S9xResetSPC7110();
|
|
|
|
if (Settings.C4)
|
|
|
|
S9xInitC4();
|
|
|
|
if (Settings.OBC1)
|
|
|
|
S9xResetOBC1();
|
|
|
|
if (Settings.SRTC)
|
|
|
|
S9xResetSRTC();
|
2016-11-03 19:40:47 +01:00
|
|
|
if (Settings.MSU1)
|
|
|
|
S9xMSU1Init();
|
2010-09-25 17:46:12 +02:00
|
|
|
|
|
|
|
S9xInitCheatData();
|
|
|
|
}
|