Commit Graph

15 Commits

Author SHA1 Message Date
Brandon Wright
a19395ee3c Start converting some opcodes to cycle-based. 2011-09-14 12:54:51 -05:00
Brandon Wright
4668ae5850 Fix save state error. 2011-09-07 11:46:52 -05:00
Brandon Wright
baa4de3713 Save a few more mmapped registers to SPC files. Fix key-on trigger. 2011-07-05 14:05:36 -05:00
Brandon Wright
2b5a54b401 Inline ticks. This should fix speed issues. 2011-07-05 06:23:24 -05:00
Brandon Wright
63b0a6d45e Add DSP clock remainder to save state. 2011-07-04 17:33:09 -05:00
Brandon Wright
91e69af029 Loosen SMP<->DSP synchronization. 2011-06-27 15:41:17 -05:00
Brandon Wright
ebc9e721f6 Add SPC dumping support. 2011-06-26 05:33:14 -05:00
Brandon Wright
2e94b98e90 Clear up CYCLE_ACCURATE confusion. Rename dsp.* to sdsp.*. 2011-06-25 03:10:42 -05:00
Brandon Wright
39add9b47e Save states support for new APU. 2011-06-24 06:42:04 -05:00
Brandon Wright
08f5601c5f Reduce the sync footprint slightly with less indirection. 2011-06-23 06:14:14 -05:00
Brandon Wright
ebc9b70860 Fix permissions. 2011-06-23 05:29:04 -05:00
Brandon Wright
1af39f3845 Clean things up slightly. Switch CYCLE_ACCURATE off, since things seem
to work fine without it.
2011-06-23 05:24:13 -05:00
Brandon Wright
5d5eaedd5e New SMP is tentatively "running" now. 2011-06-22 06:03:29 -05:00
Brandon Wright
10a521e39c byuu APU now being used. Nothing works yet.
Sync is broken, but the new SMP will handle ratios now.
Save states need to be redone without serializer.
No SPC dumping.
2011-06-18 05:31:44 -05:00
Brandon Wright
c9c49095ee Add byuu's SMP and DSP files to tree. 2011-06-12 01:25:22 -05:00